
IDTTM
Programmable Timing Control HubTM for Intel Systems
1408A—01/25/10
ICS9E4101
Programmable Timing Control HubTM for Intel Systems
7
I
2C Table: Output Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
SRC Stop Drive Mode
Drive Mode in
PCI_Stop
RW
Driven
Hi-Z
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
SRC PD Drive Mode
Drive Mode in PD
RW
Driven
Hi-Z
0
Bit 2
CPUCLK_ITP
Drive Mode in PD
RW
Driven
Hi-Z
0
Bit 1
CPUCLK1
Drive mode in PD
RW
Driven
Hi-Z
0
Bit 0
CPUCLK0
Drive mode in PD
RW
Driven
Hi-Z
0
I
2C Table: Output Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
Test Mode Selection
Test Mode
Selection
RW
Hi-Z
REF/N
0
Bit 6
Test Clock Mode Entry
Test Mode
RW
Disable
Enable
0
Bit 5
0
Bit 4
REFOUT Strength
Strength Prog
RW
1X
2X
1
Bit 3
PCI/SRC_STOP
Stop all PCI and
SRC clocks
RW
Enabled, all
stoppable PCI
and SRC
clocks are
stopped.
Disabled, all
stoppable PCI
and SRC clocks
are running
1
Bit 2
FS_C
readback
R
-
LATCHED
Bit 1
FS_B
readback
R
-
LATCHED
Bit 0
FS_A
readback
R
-
LATCHED
I
2C Table: Vendor & Revision ID Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
RID3
R
-
0
Bit 6
RID2
R
-
0
Bit 5
RID1
R
-
0
Bit 4
RID0
R
-
0
Bit 3
VID3
R
-
0
Bit 2
VID2
R
-
0
Bit 1
VID1
R
-
0
Bit 0
VID0
R
-
1
I
2C Table: Byte Count Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
BC7
RW
-
0
Bit 6
BC6
RW
-
0
Bit 5
BC5
RW
-
0
Bit 4
BC4
RW
-
0
Bit 3
BC3
RW
-
1
Bit 2
BC2
RW
-
0
Bit 1
BC1
RW
-
0
Bit 0
BC0
RW
-
0
-
Byte 5
Byte 6
19,20,22,23,
24,25,26,27,30,31,
32,33,35,36
RESERVED
17,18,19,20,22,23,
24,25,26,27,30,31,
32,33,35,36
54,55,56,3,4,5,8,9,
10
19,20,22,23,
24,25,26,27,30,31,
32,33,35,36
35,36
REVISION ID
RESERVED
-
40,41
43,44
52
-
RESERVED
-
VENDOR ID
-
Byte 7
-
Byte 8
-
Writing to this
register will
configure how
many bytes will be
read back, default
is 08 = 8 bytes.
-